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ABSTRACT 
This paper presents a cascaded H-bridge multilevel inverter with single DC source. Generally, each phase of the multilevel 
inverter requires ‘n’ number of DC sources for 2n+1 level. In this paper we have proposed a multilevel topology which 
requires only one DC source for all the three phases and other sources are replaced by ultra capacitors. Initially, the 
performance of multi level inverter has been studied by including all DC sources. Finally a single DC source is allowed and 
remaining n-1 DC sources are replaced by ultra capacitors. An adaptive PI controller is introduced for automatically 
maintaining the voltage level of capacitor and we use higher number of output levels to increase the quality of power. 
Comparison between both the cascaded multilevel inverter using DC source and ultracapacitor as source has been 
studied and it shows that the overall performance of ultracapacitor source is better than that of DC source. An experiment 
has been performed and the result shows that the proposed system is suitable for medium power applications. 
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I. INTRODUCTION  
Multilevel inverters are more familiar in industries for high power applications. A new topology for sub multilevel inverter 
has been studied by Mohammed et al [1]. This method utilizes less number of DC voltage sources, switches, and standing 
voltage on the switches that are analyzed by symmetric and asymmetric cases. Multi level inverters are used in motor 
drivers of EVs. The benefits and control scheme of cascaded multi level inverter has been analyzed. A new control 
method for stabilizing the voltage of multilevel inverter is tested under various conditions. It consists of single phase full 
bridge unit for all the phases and it produces an output waveform of 11-levels [2]. Multilevel inverters has low frequency 
ripple and it is transferred to the load, produces undesirable distortion in the voltage and current. A simple feed forward 
method has been introduced to avoid the ripple for carrier based modulation. The system automatically tracks the 
fundamental components and rejects the ripple harmonics [3]. A support vector machine and fuzzy based harmonic 
elimination method is introduced for multi level inverter. The distortion can also be eliminated by changing the switching 
angle and the frequency input given to the inverter [4]. A new topological method for 500HP induction machine with multi 
level inverter has been proposed by Madhav and Thomas [5].  
Different design parameters such as capacitor voltage balancing, spectral structure have been discussed. Comparative 
study of symmetric and anti symmetric, seven level H-bridge inverter for induction motor for lower switching losses and 
output voltage optimization. In this comparison, asymmetrical structure provided the output very close to sinusoidal with 
very low distortion and less switching devices [6]. A multilevel inverter with less number of switches is used for driving 
motor and it allows operating in regenerative mode. A new control scheme is introduced for balancing the capacitor 
voltage without any phase shift and the input harmonics which also can be eliminated [7]. Topologies used in multilevel 
inverters are important in high power control applications. Three different topologies with various modulation techniques 
have been discussed by Jose et al [8]. Renewable energy utilization becomes popular and power electronics is required 
for interfacing source to the grid. Cascaded multilevel inverters are widely used to interface different renewable sources. A 
dual buck topology was used in the multilevel inverter along with control algorithm is introduced for reducing the ripple 
current [9]. Multilevel inverters with more voltage levels will provide high quality output.  
A single multi voltage source is introduced to achieve more number of levels and less number of switches. A comparison 
study was performed between conventional topology and the single source topology [10]. Multilevel inverters require 
individual DC source for a cell. A new control algorithm with phase shift modulation is used in the cascaded H-bridge for 
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good voltage regulation [11]. A cascaded H-bridge inverter is introduced for an electric vehicle with direct torque control 
scheme was studied by Farid Khoucha [12]. This system produces almost sinusoidal output with very less distortion. 
Asymmetrical multilevel inverters are optimized and require more number of independent power sources. A new high 
frequency link was introduced for 27-level asymmetric inverter which had been studied by Juan et al [13]. This scheme 
reduces the number of voltage source by one. A general method of generating space vector pulse width modulation for 
multilevel inverter has been studied and it can be extended for n-levels [14]. A generalized algorithm has been developed 
for controlling the switching functions of the multilevel inverter. Comparison of different parameters of both the battery and 
ultracapacitor (ucap) are shown in Table 1. The remainder of this paper is organized as follows: section 2 describes the 
overview of proposed system; section 3 describes the proposed single DC source topology; section 4 explains the 
simulation results; and finally, conclusion is discussed in section 5. 
II. SYSTEM DESCRIPTION 
The master switches (MS) and the two stage H-bridges for each phase denoted by HR1, HY1, HB1 and HR2, HY2, HB2 are 
interfaced with the ucap module. It has various capacitance values which contains different racks. The power supplies 
required for a 27 level inverter using this topology is 7, which can be replaced by only one with the help of ucap module. 
Each phase of the multilevel inverter is interfaced with the ucap module and the output of H-bridge is connected to the 
induction motor (IM) is shown in Fig. 1.  
 
 
Figure 1.  Proposed single DC source topology 
The switch MSR is in series with the two H-bridges HR1, and HR2 with respect to R-phase. The suffix R, Y, B indicates each 
phase of the inverter and H1, H2 represents the first and second H-bridge respectively.   
The three main switches MSR, MSY, and MSB are connected in parallel to the single DC source. The source voltage of 
MSR, HR1, HR2 can be adjusted in such a way that the ratio 6:2:1 should be maintained in the DC link voltage of R-phase 
(line-to-neutral) for avoiding additional voltage distortion. The gate signal is generated with the help of triangular carrier 
wave and compared with the reference signal. Both the frequency and magnitude of the sinusoidal pulse width modulation 
(SPWM) depend on the frequency and magnitude of triangular carrier wave. For n-level inverter, we require (n-1) level 
shifts of carrier for comparing the 3-phase reference signals [16] and [17]. 
The novelty of the proposed multilevel inverter is: 
 The number of DC sources will be reduced.  
 The proposed inverter structure produces more voltage levels and less THD. 
 Coupling transformers are not necessary. 
 Ultra capacitors are used so that extra filters are not necessary and the output waveform also has less distortion. 
In this study, we are measuring different parameters for one phase (R-phase) for simplicity and it assumes that the 
parameters are equal for other phases. 
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III. CASCADED TOPOLOGY WITH ULTRACAPACITOR 
Reduction of voltage source is required in cascaded multilevel inverters particularly when used in EVs. The 
combinational topologies have more advantages than the fundamental topologies. The power quality depends on the 
number of levels used. In this work we have proposed single DC source topology combined with ucap module as a 
source. 
3.1. Switching Level of Cascaded Multilevel Inverter 
The H-bridges  used to form cascaded multilevel inverter with three stages are considered. The DC sources VR1, VY1, 
VB1 and   VR2, VY2, VB2 are connected with the H-bridge H1 and H2 respectively. The MS present in each phase is 
connected to DC source and the discontinued lines of second and third stage indicates that the replacement of DC source 
by ucap. Generally, 'n' number of cells can be connected in series and one source is enough per phase [18].      
The proposed scheme is an efficient method for multilevel inverter  producing high quality power. This is an excellent 
method where only one DC source has been used and is useful for vehicles such as electric scooter, electric cars, and 
home appliances etc. The voltage levels can be controlled easily by knowing the voltage of all the floating capacitors [19]. 
The voltage across the capacitor C1 is Vm/2 and voltage across capacitor C2 is -Vm/2. Each cells of the proposed inverter 
has 3–levels, eventhough the multiplying effect of 3 cells produces 27-levels if the voltage is set appropriately. The voltage 
source Vm which is three times greater than the source voltage of first auxiliary H-bridge (H1) connected to all the three 
phases. The battery voltages VR1, VY1, and VB1 are two times greater than the voltages VR2, VY2, and VB2 (here the battery 
source is replaced by ultracapacitor so both the voltages are equal in this case). Further, the suffix indicates phase of the 
motor. For example, if VC1=VC2=108V, VR1=VY1=VB1=36V and VR2=VY2=VB2=18V. This method automatically reduces the 
number of additional sources so that it will also reduce the weight and increase the life of the particular system (refer table 
1).   
Table 1. Comparison of battery versus ultra-capacitor [15] 
 
 
 
The structure of cascaded multilevel inverter with single source is shown in Fig. 2. 
 
 
 
Figure 2.  Cascaded 27 level inverter with ultracapacitor source 
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The capacitor connected in the inverter affects the 3-phases (R,Y,B) through the switching transistors TR1, TR2 and TR3. In 
the switching transistor the suffix R, Y, B denotes three different phases and 1, 2, 3 represents the count number 
respectively. The capacitor C1 makes TR1 OFF and TR2 ON through the clamped diode and the complement transistors 
TR1' and TR2' performs the complement of the above [20]. In real time implementation, a fixed delay is provided between 
the transistor TR1, TR2 and its complements TR1' and TR2'. In this study we consider small delay (25 micro second) between 
both the transistor pairs. If the voltage is negative with respect to mid-point (N), the current iR flows through the junction A 
by the capacitor C1, if it is positive the current iR flows through C2. 
3.2.Switching Level of Cascaded Multilevel Inverter 
The voltage level between A and N is VAN = Vm/2, VBN=-Vm/2. For voltage level Vm/2, the switches TR1, TY1, and TB1 are 
turned ON; for the voltage level -Vm/2, the complementary to the above set will turned ON. A small delay of 25 micro 
second was given between each switch and its complements. The switching level of MS, H1, and H2 of R-Phase output 
with respect to N is written in the following condition: 
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This topology has 27-voltage levels and the switching states of MS, H1, and H2 are varying according to (1). The switch set 
of MS for R-phase varies 3 states, the switches of H1 of R-phase varies 3 distinct state for each state variation of MS and 
the switches of H2 of R-phase varies 9 distinct states of each state variation of MS [21] and [22]. According to (1), the 
different switching conditions and the voltage between R-phase to mid-point are as follows:  
state (i) : MS=0, H1 and H2 has different states as: 
H1 = H2 =0;   VAN  =  -Vm/2 - VR1 - VR2                                                                                                                                                                           
H1 = 0, H2 =1;  VAN  =  -Vm/2 - VR1                                                                                                              
H1 = 0, H2 =2;  VAN  =  -Vm/2 - VR1 + VR2                                                                                                              
H1 =  1, H2 =0;  VAN  =  -Vm/2 - VR2                                  
H1 = 1,  H2 =1;  VAN  =  -Vm/2                                                                                                              
H1 = 1,  H2 =2;  VAN  =  -Vm/2 + VR2                                                                                                              
H1 = 2, H2 =0;  VAN  =  -Vm/2 + VR1 - VR2                                                                                                              
H1 = 2, H2 =1;  VAN  =  -Vm/2 + VR2    
H1 = 2, H2 =2;  VAN  =  -Vm/2 + VR1 + VR2    
state (ii) : MS=1, H1 and H2 has different states as: 
H1 = H2 =0;   VAN  =  -Vm/2 - VR2                                                                                                                                                                           
H1 = 0, H2 =1;  VAN  =  - VR1                                                                                                              
H1 = 0, H2 =2;  VAN  =  - VR1 + VR2                                                                                                              
H1 =  1, H2 =0;  VAN  =  - VR2                                  
H1 = 1,  H2 =1;  VAN  =  0                                                                                                            
H1 = 1,  H2 =2; VAN  =  VR2                                                                                                              
H1 = 2, H2 =0;  VAN  =  VR1 - VR2                                                                                                              
H1 = 2, H2 =1;  VAN  =  VR1    
H1 = 2, H2 =2;  VAN  =  VR1 + VR2  
state (iii) : MS=2, H1 and H2 has different states as: 
H1 = H2 =0;   VAN  =  Vm/2 - VR1 - VR2                                                                                                                                                                           
H1 = 0, H2 =1;  VAN  =  Vm/2 - VR1                                                                                                              
H1 = 0, H2 =2;  VAN  =  Vm/2 - VR1 + VR2                                                                                                              
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H1 =  1, H2 =0;  VAN  =  Vm/2 - VR2                                  
H1 = 1,  H2 =1;  VAN  =  Vm/2                                                                                                              
H1 = 1,  H2 =2;  VAN  =  Vm/2 - VR2                                                                                                              
H1 = 2, H2 =0;  VAN  =  Vm/2 + VR1 - VR2                                                                                                              
H1 = 2, H2 =1;  VAN  =  Vm/2 + VR2    
H1 = 2, H2 =2;  VAN  =  Vm/2 + VR1 + VR2    
3.3. Ultracapacitor 
Power electronics are playing a key role in power conversion systems such as renewable sources, industrial drives, home 
appliances, transportation, power generation etc. These applications require a device which has short time for storage and 
restoration of energy. The total charging and discharging time should be around tens of seconds. The ucap is f it for this 
purpose. Ucaps have high energy which is several times greater than that of traditional capacitors. It does not have any 
chemical reaction, and the number of charging and discharging cycles are 3500 times greater than that of battery. For the 
proposed multilevel inverter topology, we can replace the DC sources by ucaps. Batteries are used in high power 
applications but are replaced frequently; the ucaps provides solution through better life time and reliability. The equivalent 
circuit model of ucap [4] and [23] is shown in Fig. 3.  
 
 
              Figure 3. Equivalent circuit model of ultacapacitor 
For a UC, three types of models are familiarly used: the dynamic model, the classic model, and the multi-stage ladder 
model. Here we used dynamic model based on [28]. The model consists of a series resistance, three RC networks and a 
bulk capacitance. The transient behavior of Ucap can be captured by the dynamic model over a wide range of 
frequencies. The output equation with continuous time state space equation are given by       
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Where iRuuuuV so  321 , u0 denotes the bulk capacitance, u1,u2 and u3 represent the voltages of the three RC 
networks, Rs represents the series resistance and V is the output voltage. According to (2), the values of resistance and 
capacitance were computed and are shown in Table 2.  
Table 2. Estimated resistance and capacitance values 
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3.4. State of charge  
The state of charge (SOC) of the ucap can be modeled by using Ceraolo model and each elements of the circuit should 
be identified by various SOC [24]. Here we are considering a lead-acid battery which can draw the charge with constant 
discharging current. The measurement of capacity also depends on the discharging voltage. The capacity of the battery at 
constant discharge current (I) and constant electrolytic temperature β (
o
C) can be expressed as: 







f
o 1 (I)C ),(


 =IC   (3) 
Where βf is the freezing temperature of electrolyte normally the value is assumed at -40
o
C, Co is an empirical function of 
discharge current. Moreover, according to [24] Co(I) can be expressed with respect to the reference current I* as:  








*
*
c
)1(1
K
 )(
I
I
K
C
=IC
c
o
o
  (4) 
Where Kc and γ are empirical coefficients, the value is constant for a given battery and the corresponding value of I
*
. 
Equation (4) provides good results in a wide range of currents around I
*
. The equations (3) and (4) are applicable when 
the current and electrolyte temperature are constant. During transients the filtered current Iavg must be taken and the 
capacity for the actual electrolyte temperature, C=C(Iavg,θ). The SOC of the battery can be calculated from the charge and 
capacity with a given temperature as:  
 
 *I/  -1 CKQ=SOC cB   (5) 
The depth of discharge (DOD) of battery is given by  
 θ,ICQ=DOD B mean  -1   (6) 
where QB is the available charge of battery, 
t
mB dttItQ
0
)()( , C is the capacity of battery, and Imean is the mean 
discharge current.  
3.5. Battery Sizing 
The batteries present in the H-bridge cells are replaced by ucap module (refer Fig. 2). If the capacitors are not present, 
the battery size must meet the peak current in the discharging period. Most of the multilevel techniques used only DC 
source as supply voltage. In that case, the battery pack can be calculated as 
Battery pack size = (Ah requirement x duration)/DOD 
In this study we used ucaps as DC source so the battery pack size becomes 
battery pack size = Average current x Discharge period 
3.6. Ucap Sizing 
The life time of ucap is much greater than that of battery and it delivers the maximum current for the duration 12-15 
minutes which depends on the manufacturer. The sizing of ucap is slightly different from the battery and the voltage drop 
must be taken into account here. A 1000 F Maxwell ucap with series resistance of 0.04 Ohm has been taken for sizing. It 
must be properly selected for design in such a way that the voltage drop should be within the load limit. In series and 
parallel connections, discharging period and the resistance also affect the voltage drop of the ucap and it is given as: 



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R+
C
D
C
=V P
P
S
d
IC
                                                           (7) 
where Vd is the voltage drop, Cs is number of capacitors in series, Cp is number of capacitors in parallel, R is the 
equvalent resistance in series, and Dp is the discharging period. 
3.7. Capacitor Voltage Control  
The voltage level of ucaps present in H1 and H2 should be maintained and it is a difficult task. The cascaded multilevel 
inverter control is based on the PWM that adjust the ON and OFF time of the inverter. The adaptive control mechanism  
used to control the capacitor voltage is shown in Fig. 4.  
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Figure 4. Adaptive ultracapacitor voltage control 
The error between the reference and measured voltage of ucap of H-bridge is processed by the PI tuning mechanism. It is 
a robust tuning system for the PI controller. The PI tuning strategy can be adjusted by the parameters of PI controller as a 
result charge and discharge of ucap. The capacitor voltage of all the three phases can be done by using this closed loop 
regulation.         
We consider the ultracapacitor dynamics and uncertainties, and a predictor is introduced to model time delay, in 
addition to PI controller [32,33]. If the time constant, Tc is assumed to be known and the plant dynamics is expressed as: 
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S
SP    (8) 
In this work, the time delay of the plant is known and Tc can be derived from (1) in terms of the plant parameter γ, 
therefore, 

1
cT . 
The predictor transfer function is given by 
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Hence (8) and (9) can be written as 
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Now we represent the estimate of γ and Tc by cT and 

 , the predictor can be constructed by    
),(sC

the close loop transfer function of the system from the reference signal, γ to the system response. The adaptive PI 
controller can also be represented by the relation 
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We assume that the plant parameters slowly change with respect to time and the output, y can be represented as a 
function of reference signal as: 
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By using instantaneous cost function [33],  
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, and the adaptive law based on gradient algorithm is expressed as 
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Where the estimation error, μ=y-ym, the adaption gain, α > 0. We now that ym is independent of  cT

,  therefore, 
cc T
y
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The value of μ can be measured once we know the value of y and ym. The adaptive law can be implemented by knowing 
 cT
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For simplification, 
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Now the partial derivative of y with respect to m is given by 
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The sensitivity of gradient based adaptive law cannot be computed because the value of  v contains an unknown, cT

.Now 
we define 1v , and (18) becomes 
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Now the adaptive law based on (13) becomes 
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IV. SIMULATION AND EXPERIMENTAL RESULTS 
4.1. Simulation Results  
The simulation was developed by using Simulink tool which is present in Matlab 2015. The components such as 
battery, ucaps, and delays etc. have been developed and interface with the power electronics. The output was taken from 
A-N for R-phase ie: phase to mid point. Before integrating all the components, we have to identify proper functionality of 
each component. The performance of battery model is compared with the dynamic model of battery explained by Ceraolo 
[24]. The battery parameters used for the simulation model is given in Table 3.  
 
 
 
   I S S N  2 3 2 1 - 8 0 7 X 
    V o l u m e  1 2  N u m b e r 1 9  
   J o u r n a l  o f  A d v a n c e s  i n  c h e m i s t r y    
5130 | P a g e                                        
N o v e m b e r  2 0 1 6                                            w w w . c i r w o r l d . c o m  
Table 3. Different parameters of battery and ucap used for simulation 
  
 
Comparison of harmonic analysis is made between the proposed with other methods such as hybrid cascaded 
multilevel inverter (HCMI) [29], phase shift and step wave modulation applied to symmetrical cascaded multilevel inverter 
(SCMI) [30] and an experimental investigation of multilevel inverter with digital controller (MIDC) [31]. The performance is 
also compared with these three methods with the proposed method through various parameters measured by simulation.   
During discharge, the battery will supply enough voltage and it will acts as an open circuit voltage when the load is 
ideal. The measured and modeled voltage is as shown in Fig. 5.  
 
Figure 5. Comparison between modeled and measured voltage of battery 
It illustrates that the model under both the load and no-load conditions and one can easily understand that the battery 
voltage takes around 3 seconds to reach its no-load. It was observed that the model produces less than 2% error for all 
the simulation times. A single cell voltage and current of battery and ucap module is shown in Fig. 6 and 7 respectively.  
 
Figure 6. Measured voltage of battery and ucap module 
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Figure 7. Measured current of battery and ucap module 
The voltage of ucap varies more than that of battery voltage under load condition. The battery current is more fluctuating 
than that of ucap. During starting time of load, the current of both the battery and ucaps are almost constant and after that 
both are varying according to the load.  
The simulation was performed for the multilevel inverter by using DC sources and the source of H-bridges is replaced by 
ucap. The simulink model for the 27- level cascaded multilevel inverter is shown in Fig. 8. 
 
Figure 8. Simulink Model for Single DC source cascaded multilevel inverter 
 The sizing of battery was done and the maximum capacity is 100Ah for this case. The ucap is sized in such a way that the 
maximum current of 65A will be for 12 minutes. The ucap cells of 400 F combined with a bank of 6000 F was used in the 
simulation. In the multilevel inverter testing, the SOC of the battery is considered as it was fully charged initially. The 
current, voltage, harmonic distortion, and the SOC of both the ucap and the battery present in the multilevel inverter were 
studied. The output voltage of 3-phase cascaded multilevel inverter and current for the corresponding R-phase with all DC 
source is shown in Fig. 9.  
 
Figure 9. Output voltage of 3-phase inverter with R-phase current (all DC source) 
The 3-phase output voltage and the corresponding R-Phase current is taken. Here the voltage sources were used with the 
ratio 1:1/3:1/6. The voltage source of MS =108V, HR1 = 36V, and HR2 = 18V. The output waveform has 27 levels and it 
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produces very less distortion. The output voltage and current waveforms of a 3-phase cascaded multilevel inverter with 
ucap as source is shown in Fig. 10.  
 
Figure 10. Output voltage of 3-phase inverter with R-phase current (single DC source) 
The 3-phase output voltage and the corresponding R-Phase current is measured. Here the voltage sources were replaced 
by ucaps with the values C1 = C2 = 2700 F, CR1 = 985 F, and CR2 = 1240 F are taken from the bank.  
The supply voltage is set in such a way that the voltage of C1 = C2 = MS, CR1 = MS/3, and CR2 = MS/6. Here we choose the 
voltage of C1 = C2 = 108V, CR1 = 36V, and CR2 = 18V. In this method, the single DC source cascaded multilevel inverter 
generates 27 levels in the output. Here the 6 DC sources which were present in H1 and H2 have been replaced by ucaps 
and this will reduce the energy utilization up to 36% of the total power. Moreover the ucaps will not suffer deep discharge 
in their life time as like a battery. The capacitors produces ripple in the output waveform and it is around 8.96% 
The output voltage and their corresponding Fourier harmonic spectrum of R-phase (A-N) for HCMI, SCMI MIDC and the 
proposed method are shown in Fig. 11.  
 
Figure 11. Output voltage of R-phase and corresponding harmonic spectrum (a) HCMI (b) SCMI (c) 
MIDC and (d) proposed method 
   I S S N  2 3 2 1 - 8 0 7 X 
    V o l u m e  1 2  N u m b e r 1 9  
   J o u r n a l  o f  A d v a n c e s  i n  c h e m i s t r y    
5133 | P a g e                                        
N o v e m b e r  2 0 1 6                                            w w w . c i r w o r l d . c o m  
 
The THD of the output voltage is 7.28%, 9.57%, 8.29% and 4.65% for HCMI, SCMI, MIDC and the proposed method 
respectively. The multilevel inverter output is connected with a non linear RLC load has the values (R=10 kΩ, L=.01mH, 
C=10μH). The non-linear load produces harmonics in the output of the multilevel inverter. On comparing fig. 11 (a)-(c) and 
the proposed method, has the THD is 4.65 and it is very less compared to other methods. The output current and their 
corresponding Fourier harmonic spectrum of R-phase for HCMI, SCMI, MIDC and the proposed method are shown in Fig. 
12.  
 
Figure 12. Output current of R-phase and corresponding harmonic spectrum (a) HCMI (b) SCMI (c) 
MIDC and (d) proposed method 
 
The THD of the output current 6.25%, 7.19%, 6.84% and 4.16% for HCMI, SCMI, MIDC and the proposed method 
respectively. On comparing fig 12 (a)-(c) and 12 (d), the proposed method has THD of 4.16% and it is very less compared 
to other methods.      
The current utilization is less compared to the previous method. The output voltage of the inverter is passed though a filter 
and the active and reactive power was measured and is shown in Fig. 13.  
 
(a) 
 
(b) 
Figure 13. Active and reactive power (a) DC source (b) with ucap 
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It is noted that the active and reactive power for both the cases are almost equal. The ucap voltage variation under load 
condition is shown in Fig. 14.  
 
Figure 14. Terminal voltage of ucap bank under load 
The terminal voltage of ucap is set around 620V and the simulation time step size is set as 0.1 second for simulation. The 
ucap voltage increases up to 618V when load increases and it decreases to a minimum of 520V when load get decreases.  
The SOC of both the battery and ucap during simulation is shown in Fig. 15. 
 
Figure 15. SOC of battery and ucap 
 Initially the SOC of both the battery and ucaps are full and it is around 90-95%. If battery voltage decreases then the 
DOD slowly increases. On the other hand the voltage of ucap will fluctuate under load but it will recharge and try to 
maintain the same level. It can be observed that the variation of SOC of ucap is less than that of battery. The SOC of ucap 
can be maintained between 84-90% because it automatically recharges the energy from the source. The SOC of battery is 
decreasing depending on the load. Comparison between both the multilevel inverters, using DC source such as HCMI, 
SCMI, MIDC and the proposed method using ucap with various load condition were obtained using Matlab FFT tool is 
presented in Table 4. We can observe that the quality of voltage and current depend on the total harmonic distortion 
(THD) [26] for both the cascaded multilevel inverter with DC source and by using ucap.  
Table 4. Comparison of THD for different multilevel inverters under various load conditions. 
 
Table 4 shows that the harmonics of phase to mid-point voltage (VAN) and current (IAN) of R-phase. The overall power 
quality of both the inverter using DC source and ucap are slightly different from each other. The inverter using ucap as 
source produces less distortion than the inverter which uses DC source. On the other hand, the proposed method is very 
economical, less weight, and the total number of DC sources is reduced from 7 to 1. The system performance of multilevel 
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inverter which uses battery as source such as HCMI, SCMI, MIDC are compared with the proposed multilevel inverter is 
presented in Table 5.  
Table 5. Performance comparison of different multilevel inverters with proposed method. 
 
It is noted that the weight of the battery can be reduced with the usage of ucap and the life of ucap will be 3 times greater 
than that of DC source. Utilization of current can be reduced to 34% and the DOD can be reduced around 27% by the use 
of ucaps. When compare to the annual cost of the battery and ucap, 18% of cost will be saved by utilizing ucap [27].     
    Moreover, the output voltage of both seven DC source and single DC source methods are almost equal. But huge 
variation can be observed if this inverter is used in applications like electrical vehicles. The large variations can be 
tolerated by ucaps when acceleration or deceleration of EVs applied. The simulation results confirm that the proposed 
single DC source multilevel inverter is suitable for EV application. 
4.2. Experimental Results 
The experimental setup was constructed to verify the feasibility of the proposed method. Here scaled-down platform is 
used. To confirm the feasibility of the proposed multilevel inverter using ucap, the measured current and voltage waveform 
of both the methods such as multilevel inverter using battery as source and multilevel inverter using ucap as source is 
shown in fig. 16.  
 
Figure : 16 Experimental Setup 
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The R-phase current and voltage waveform of both the multilevel inverters are shown in fig. 18(a) and (b) respectively.  
 
 
Figure 18.  Experimental results of implemented 27-level inverter (a) Output voltage when battery as 
source (b) Output voltage when ucap as source. 
It can be seen that, the voltage levels generated by the proposed multilevel inverter using ucap as source validates good 
performance and practicability.  
Fig. 19 shows the experimental results of both the battery bank and ultracapacitor using PI controller. 
 
Figure 19.  Experimental results: Performance of PI controller a) when battery as source (b) when 
ucap as source. 
The performance of PI controller with battery source is shown in fig 19 (a). The predictor based controller has good 
convergence of DC bus voltage regulation to the reference voltage of 65V. The DC bus voltage sag is around 2% and it is 
very less compared to linear PI controller.  The performance of PI controller with ucap as source is shown in fig 19(b). 
From the experimental output one can say that the performance of ucap is almost similar to battery sources. 
A variable load is applied and the corresponding voltage and current waveform for both the battery and ucap as source 
are presented in fig. 20 (a) and (b) respectively. 
 
Figure 20.  Performance of variable load (a) Current and voltage of battery as source (b) Current and 
voltage of ucap as source.   
 The voltage of both the battery and ucap decreases if load current increases. The performance of ucap source is almost 
equal to battery as source in multilevel inverter.  
V. CONCLUSION 
In this paper we proposed a multilevel inverter with all DC source and the voltage source of H-bridge is replaced by ucap. 
Various modulation techniques and numerous topologies found in the literature. An additional goal of this paper is to 
reduce the number of DC sources. Here we achieved a maximum of 27 levels by adjusting the capacitor voltage. The 
output and the harmonic order of both the multilevel inverter using all DC sources and H-bridge sources are replaced by 
ultracapacitor module is almost equal. The proposed ucap method produces ripple of 8.96% in the output. On the other 
hand, the energy utilization of ucap method can be reduced up to 36% and it will work 30% of float voltage. Then the 
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proposed method performances are compared to HCMI, SCMI and MIDC under various nonlinear load levels. In that the 
proposed method has 4.78% and HCMI, SCMI and MIDC are 5.5%, 7.25% and 6.86% respectively. The comparison 
results show that the proposed method which utilizes ucap is the most effective technique to reduce the harmonic present 
in the multilevel inverter. The proposed method reduces the number of sources as a result reduces the cost of the inverter 
and the total weight. These features make the system successful and can be utilized in EVs. The experimental results also 
confirm that the proposed ucap technique presented in this paper perform well and is suitable for electric vehicle. The 
output and the harmonic order are better than that of the previous methods. The proposed control scheme maintains the 
voltage level of capacitors and provides ripple free output without utilizing filters. This work can be extended to develop an 
efficient multilevel inverter for automobile applications using FPGA hardware.   
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